An Automatic Configuration Method for Testing Integrated Circuits Independent of Chip Package Configuration

Tech ID: 22A103

­Advantages:

  • Automated testing assures consistent reliability in integrated circuits, meeting stringent industry standards.
  • System efficiency is heightened by omitting external circuits, reducing overall setup time.
  • Adaptable technology accommodates diverse chip configurations, seamlessly handling varied power and data.

Summary:

In the rapidly evolving landscape of integrated circuit production, a prevalent challenge arises from the surge in counterfeit chips entering the market. With the demand for chips at an all-time high, ensuring the reliability of each integrated circuit becomes paramount. Traditional methods struggle to adapt to the diverse array of chips and their frequent updates, making it impractical to construct dedicated test circuits for each variant.

Our innovative solution addresses this challenge by introducing an automatic configuration method for testing integrated circuits. Leveraging a systematic approach, our technology detects chip configurations from a comprehensive dataset and customizes chip interfaces for individual pins. This involves accommodating diverse power supply timing, data types, and external clock specifications. The automated testing process eliminates the need for building external circuits, streamlining setup time, and minimizing the risk of human errors. This pioneering method marks a significant advancement in ensuring the integrity and reliability of integrated circuits in the face of an ever-expanding market.

Illustrates the operation of a universal circuit configuration system.

Desired Partnerships:

  • License
  • Sponsored Research
  • Co-Development

Technology Transfer
TTOinfo@usf.edu
(813) 974-0994

Patents